

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Chen et al.

Title: Read and Erase Verify Methods and Circuits Suitable for Low Voltage  
Non-Volatile Memories

Application No.: 10/552,948

Filing Date: April 8, 2004

Examiner: Yoha, Connie C.

Group Art Unit: 2827

Docket No.: SNDK.284US1

Conf. No.: 6573

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450


**PETITION FOR EXTENSION OF TIME**

Dear Sir:

Applicants respectfully petition for a three-month extension of time within which to respond to the July 16, 2007 outstanding Office Action, such extension allowing the undersigned until January 16, 2008 to respond. The fee of \$1050.00 has been authorized via EFS to Deposit Account 04-0258. The Commissioner is hereby authorized to charge any additional fees, which may be required, or credit any overpayment to Deposit Account 04-0258.

**FILED VIA EFS**

Respectfully submitted,

  
Michael G. Cleveland  
Reg. No. 46,030January 11, 2008  
Date

DAVIS WRIGHT TREMAINE LLP  
505 Montgomery Street, Suite 800  
San Francisco, California 94111-6533  
Telephone: (415) 276-6500  
Facsimile: (415) 276-6599